Lead Product Engineer

Cadence Design Systems
United States
Full timeUSD 114,800 - 213,200 annuallyFunction: Administration & Executive AssistanceSkills: ["Communication","Interpersonal skills","Customer collaboration","Adaptability"]

Work with the Modus Test Product Engineering team to drive new Design For Test (DFT) and Automatic Test Pattern Generation (ATPG) product features. Develop product specs and prototypes, and collaborate with R&D and Product Validation on implementation and validation. Support field deployments by creating flows and presentations and performing hands-on debug, with customer and field-team collaboration. Ensure deep expertise across DFT domains and related standards and methods.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
1 week ago

Lead Product Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 1 hour agoStatus: Live

Job Summary

Work with the Modus Test Product Engineering team to drive new Design For Test (DFT) and Automatic Test Pattern Generation (ATPG) product features. Develop product specs and prototypes, and collaborate with R&D and Product Validation on implementation and validation. Support field deployments by creating flows and presentations and performing hands-on debug, with customer and field-team collaboration. Ensure deep expertise across DFT domains and related standards and methods.
Location: United States
Employment Type: Full time
Job Function: Administration & Executive Assistance
Seniority: Sr. Manager level

Key Responsibilities

  • •Drive new product features in DFT and ATPG as part of the Modus Test Product Engineering team.
  • •Develop product specifications and prototypes, and work with R&D and Product Validation to implement and validate features.
  • •Support field deployments of Modus by developing flows, presentations, and performing hands-on debug.
  • •Collaborate with key stakeholders across multiple teams within and outside of Cadence.
  • •Stay current on DFT domain knowledge and how DFT interacts with related VLSI domains.

Pay and Benefits

Salary: USD 114,800 - 213,200 annually
Equity and Bonus:Equity
Perks:Paid Leave401kHealth InsuranceDentalVisionEquity

Key Requirements

  • •BS (or equivalent) with 6+ years, or MS with 4+ years direct experience in DFT (in EDA, CAD, or design implementation).
  • •Solid understanding of ATPG, scan, JTAG, IEEE 1687 (iJTAG), MBIST, and LBIST.
  • •Awareness of the latest DFT technologies and innovations in EDA and implementation.
  • •Experience in STA, physical design, and silicon bringup related to DFT is a plus.
  • •Strong communication, interpersonal, and customer collaboration skills.
Skills:CommunicationInterpersonal skillsCustomer collaborationAdaptability
Tech Stack:DFTATPGEDACADScanJTAGIEEE 1687IJTAGMBISTLBISTSTAPhysical DesignSilicon bringupModus

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor