ASIC Verification Technical Leader

Cisco
Bengaluru
Workplace: OnsiteFull timeFunction: Hardware, Embedded & Systems EngineeringSkills: ["Collaboration","Problem-solving","Leadership"]

Lead ASIC verification for Cisco’s Common Hardware Group, building and evolving the DV environment across block, cluster, and top-level. Own verification infrastructure from scratch, create test plans and tests using constraint random and advised stimulus, and drive functional coverage and RTL quality via gate-level simulation. Collaborate with design/architecture and software teams through post-silicon bring-up and emulation to ensure seamless integration and strong performance. Manage the full ASIC bring-up process.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cisco
Cisco
1 day ago

ASIC Verification Technical Leader

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 46 minutes agoStatus: Live

Job Summary

Lead ASIC verification for Cisco’s Common Hardware Group, building and evolving the DV environment across block, cluster, and top-level. Own verification infrastructure from scratch, create test plans and tests using constraint random and advised stimulus, and drive functional coverage and RTL quality via gate-level simulation. Collaborate with design/architecture and software teams through post-silicon bring-up and emulation to ensure seamless integration and strong performance. Manage the full ASIC bring-up process.
Location: Bengaluru
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering

Key Responsibilities

  • •Architect block, cluster, and top-level DV environment infrastructure.
  • •Develop DV infrastructure from scratch and maintain/improve existing environments.
  • •Develop test plans and tests for qualifying design at block/cluster/higher levels using constraint random and advised stimulus.
  • •Ensure complete verification coverage via implementation and review of code and functional coverage; qualify RTL with gate-level simulations.
  • •Collaborate during post-silicon bring-up and emulation testing; lead all aspects of and manage the ASIC bring-up process.

Key Requirements

  • •Bachelor’s or master’s degree (or equivalent experience) in EE, CE, or related fields.
  • •10+ years of ASIC design verification experience.
  • •Proficiency in ASIC verification using UVM/SystemVerilog.
  • •Experience verifying sophisticated blocks, clusters, and top-level environments for ASICs.
  • •Hands-on experience building test benches from scratch using SystemVerilog constraints, structures, and classes, plus scripting in Perl and/or Python.
Experience:ASIC verificationSemiconductorNetworking hardwareData centerUVM
Education:
Skills:CollaborationProblem-solvingLeadership
Tech Stack:UVMSystemVerilogRTLGate Level SimulationDV environmentPerlPythonVelocePalladiumZebuHAPSIev/vc formalPCIeEthernetRDMAIPv4IPv6TCPConstraint randomAdvised stimulus

Company Brief

Cisco
Global technology company that designs, manufactures, and sells networking hardware, telecommunications equipment, and high-technology services and products for enterprises, service providers, and governments worldwide.
Industry: Networking Equipment
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1984
Glassdoor
Glassdoor: 4.0
WebsiteLinkedInGlassdoor