Staff Design Verification Engineer

AMD
Cambridge
Workplace: HybridFull timeGBP 55,930 - 79,900 annuallyFunction: Design (Product/UX/UI/Visual)Education: bachelorsSkills: ["Collaboration","Communication","Analytical thinking","Problem-solving","Continuous improvement"]

Work with AMD’s networking silicon team to verify next-generation network processors and SmartNIC features. Build verification plans and environments that cover hardware, firmware, software, and system-level interactions, and develop directed and constrained-random tests. Debug failures to root cause, drive functional and code coverage closure, and use automation and AI-assisted workflows across simulation and emulation to improve productivity, coverage, and time-to-market.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
14 hours ago

Staff Design Verification Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 12 hours agoStatus: Live
Reposted: similar role first listed 1 month ago

Job Summary

Work with AMD’s networking silicon team to verify next-generation network processors and SmartNIC features. Build verification plans and environments that cover hardware, firmware, software, and system-level interactions, and develop directed and constrained-random tests. Debug failures to root cause, drive functional and code coverage closure, and use automation and AI-assisted workflows across simulation and emulation to improve productivity, coverage, and time-to-market.
Location: Cambridge
Workplace: Hybrid
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Collaborate with architects, hardware engineers, and firmware engineers to define verification requirements for new features.
  • •Create verification plans and environments covering interactions across hardware, firmware, software, and system-level use cases.
  • •Develop directed and constrained-random tests and verification automation infrastructure.
  • •Estimate verification effort and identify improvements to verification environments and methodologies.
  • •Debug test failures to root cause and drive functional and code coverage closure through targeted test development and analysis.

Pay and Benefits

Salary: GBP 55,930 - 79,900 annually

Key Requirements

  • •Proficient in IP-level ASIC verification.
  • •Strong experience with UVM testbenches and SystemVerilog.
  • •Experience debugging RTL and firmware using industry-standard simulation tools.
  • •Experience with Verilog and programming languages including C and C++.
  • •Bachelor’s or Master’s degree in Computer Engineering, Electrical Engineering, or related field.
Experience:ASIC verificationNetworkingPacket processingSmartNICAI-enabled engineering
Education:Bachelor's in Computer Engineering, Electrical Engineering, or a related field
Skills:CollaborationCommunicationAnalytical thinkingProblem-solvingContinuous improvement
Tech Stack:SystemVerilogUVMVerilogRTLFirmwareSimulation toolsASICIP-level verificationUVM-based verification frameworksPythonPerlShellMakefilesCC++SystemCTLMData analyticsAutomationAI/ML-assisted tools

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn