Ingénieur Vérification Asic R&D (F/H) (Les Clayes-sous-Bois, FR)

Atos
France
Workplace: OnsiteFull timeFunction: Hardware, Embedded & Systems EngineeringEducation: bachelorsSkills: ["Communication","Teamwork","Bilingual","Adaptability","Problem-solving"]

Join a research-focused ASIC verification role at Atos, contributing to verification of complex SoCs/ASICs (network, router, cache coherence, and high-performance processors) using UVM-based functional verification, constraint-random and coverage-driven techniques. Collaborate with architecture and logic design teams to create verification specs, test plans, and verification environments, and analyze simulation results to meet coverage goals.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Atos
Atos
6 months ago

Ingénieur Vérification Asic R&D (F/H) (Les Clayes-sous-Bois, FR)

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 3 hours agoStatus: Live

Job Summary

Join a research-focused ASIC verification role at Atos, contributing to verification of complex SoCs/ASICs (network, router, cache coherence, and high-performance processors) using UVM-based functional verification, constraint-random and coverage-driven techniques. Collaborate with architecture and logic design teams to create verification specs, test plans, and verification environments, and analyze simulation results to meet coverage goals.
Location: France
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering

Key Responsibilities

  • •Acquérir la connaissance de l’architecture et la microarchitecture de l’ASIC en étudiant les spécifications et en interagissant avec les équipes d’architecture et de design logique.
  • •Rédaction des spécifications de vérification.
  • •Rédaction des plans de test en étroite collaboration avec l’équipe design logique.
  • •Développement des environnements de vérification (UVM-SystemVerilog/C++, tests et les modèles de couverture).
  • •Suivre, analyser et debugger les erreurs de simulation et les résultats de couverture pour atteindre les objectifs dans les délais impartis.

Key Requirements

  • •Experience with verification of complex SoC/ASICs and IPs.
  • •Experience with UVM verification methodology.
  • •Experience developing verification environments using Constraint-Random and Coverage-Driven techniques in SystemVerilog/C++.
  • •Knowledge of simulation and coverage tracking tools.
  • •Strong problem-solving skills and ability to work cross-functionally with architects and logic designers.
Experience:ASICSoCVerificationUVM
Education:Bachelor's
Skills:CommunicationTeamworkBilingualAdaptabilityProblem-solving
Languages:FrenchEnglish
Tech Stack:SystemVerilogC++UVMConstraint-RandomCoverage-Driven

Company Brief

Atos
Global digital services and consulting firm delivering cloud, cybersecurity, big data, digital workplace, and managed services to enterprise and public sector clients. Provides IT transformation, systems integration, and outsourcing solutions worldwide.
Industry: Consulting
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Bezons, France
Founded: 1997
WebsiteLinkedIn