E-Core (Atom) CPU Layout Design Engineer

Intel
Malaysia
Workplace: HybridFull timeFunction: Design (Product/UX/UI/Visual)Experience: 3+ yearsEducation: mastersSkills: ["Verbal and written communication","Interpersonal skills","Prioritization","Multitasking","Analytical and problem-solving"]

Design and implement future-generation, high-performance Intel Atom CPU physical layouts. Own complex digital physical design across multiple stages, build and verify hierarchy from cell to block to top-level integration, and partner with circuit designers and CAD teams to debug and improve tools. Collaborate with SoC and cross-site design teams to align on reuse and consistency, applying strong problem-solving to address complex design challenges.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Intel
Intel
2 months ago

E-Core (Atom) CPU Layout Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 2 hours agoStatus: Live
Reposted: similar role first listed 2 weeks ago

Job Summary

Design and implement future-generation, high-performance Intel Atom CPU physical layouts. Own complex digital physical design across multiple stages, build and verify hierarchy from cell to block to top-level integration, and partner with circuit designers and CAD teams to debug and improve tools. Collaborate with SoC and cross-site design teams to align on reuse and consistency, applying strong problem-solving to address complex design challenges.
Location: Malaysia
Workplace: Hybrid
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Independently assess and drive complex digital physical design assignments across multiple design stages.
  • •Interpret schematics with circuit design engineers and drive physical implementation.
  • •Interact with the CAD team to debug tool functionality and bugs.
  • •Build and verify physical design hierarchy from leaf-level cell layout to block-level and top-level integration.
  • •Partner with SoC teams and cross-site design groups to ensure alignment, reuse, and consistency across projects.

Key Requirements

  • •Bachelor's or Master's degree in Electronic/Microelectronic Engineering, Computer Engineering, or related engineering discipline.
  • •3+ years of experience in layout design.
  • •Familiarity with VLSI and CMOS logic circuit design.
  • •Proficiency with UNIX shell scripting and tools such as TCL and Perl.
  • •Strong ability to assess and drive complex design assignments across stages.
Experience:3+ yearsVLSICMOSSemiconductors
Education:Master's in Electronic/Microelectronic Engineering, Computer Engineering, or a related engineering discipline
Skills:Verbal and written communicationInterpersonal skillsPrioritizationMultitaskingAnalytical and problem-solving
Tech Stack:VLSICMOSUNIX shell scriptTCLPerlCAD

Company Brief

Intel
Designs and manufactures semiconductor chips, processors, and related hardware for PCs, data centers, networking, and embedded applications, while providing software and services to accelerate computing across industries globally.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1968
Glassdoor
Glassdoor: 3.8
WebsiteLinkedInGlassdoor