Sr Engineer/Layout Engineer, Memory CAD, Guadalajara

Micron Technology
Mexico
Workplace: OnsiteFull timeFunction: Software EngineeringExperience: 5+ yearsEducation: mastersSkills: ["Collaboration"]

Design and support CAD software for product and process development, focusing on memory layout workflows for HBM, DRAM, and emerging technologies. Build and validate P-cells, utilities, and automation scripts for layout and verification, and develop automation for physical design, verification, optimization, and tapeout. Partner with PI engineers and design teams to implement layout methodologies, applying CMOS fundamentals and design rules in daily execution.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
2 weeks ago

Sr Engineer/Layout Engineer, Memory CAD, Guadalajara

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 14 hours agoStatus: Live

Job Summary

Design and support CAD software for product and process development, focusing on memory layout workflows for HBM, DRAM, and emerging technologies. Build and validate P-cells, utilities, and automation scripts for layout and verification, and develop automation for physical design, verification, optimization, and tapeout. Partner with PI engineers and design teams to implement layout methodologies, applying CMOS fundamentals and design rules in daily execution.
Location: Mexico
Workplace: Onsite
Employment Type: Full time
Job Function: Software Engineering
Seniority: Mid level

Key Responsibilities

  • •Develop, maintain, and support CAD software for product and process development.
  • •Build and validate P-cells, utilities, and automation scripts for layout and verification tasks.
  • •Design and support automation for physical design, verification, optimization, and tapeout workflows.
  • •Collaborate with PI engineers and design teams to implement effective layout methodologies.
  • •Apply CMOS process fundamentals and design rules in layout work.

Key Requirements

  • •Bachelor’s degree (or preferably a Master’s/PhD) in Computer Engineering, Computer Science, or Electrical Engineering.
  • •5+ years of experience in Design Automation or analog layout.
  • •Experience with SKILL, Python, or C, C++, Java, Visual Basic, Perl, or Lisp.
  • •Experience with Unix and shell scripting.
  • •Understanding of PDK development, validation, and EDA tool flows.
Experience:5+ yearsSemiconductorsIC designEDADesign automationAnalog layout
Education:Master's
Skills:Collaboration
Tech Stack:CADMemory CADHBMDRAMSKILLPythonCC++JavaVisual BasicPerlLispUnixShell scriptingPDKEDAVLSIIC CADSchematicsSimulation

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn