Design Verification Architect

Define and architect pre-silicon design verification strategies for IP/SoC, including UVM and formal-based verification. Build and integrate testbenches across block and chip-level environments, develop test plans and coverage/closure approaches, and lead functional simulation activities to find gaps and perform failure analysis. Coordinate with analog and digital teams, support post-silicon validation, and design security validation infrastructure to improve security coverage.