E5_MTS_SMTS NAND Design Rule Engineer in Process Integration

Micron Technology
Singapore
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Experience: 5+ yearsEducation: phdSkills: ["Problem-solving","Communication","Stakeholder management","Program execution","Continuous improvement"]

Support the development and high-volume manufacturing of advanced 3D NAND technologies by owning design-rule and PDK deliverables. Lead release of design rules and PDK items, manage DRC waivers and mask reviews across R&D and production, and execute programs from kickoff to end-of-life. Partner with process integration, design, modeling, and quality teams to ensure accurate DRC documentation and to resolve deviations using data-driven corrective actions.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
1 month ago

E5_MTS_SMTS NAND Design Rule Engineer in Process Integration

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 21 hours agoStatus: Live

Job Summary

Support the development and high-volume manufacturing of advanced 3D NAND technologies by owning design-rule and PDK deliverables. Lead release of design rules and PDK items, manage DRC waivers and mask reviews across R&D and production, and execute programs from kickoff to end-of-life. Partner with process integration, design, modeling, and quality teams to ensure accurate DRC documentation and to resolve deviations using data-driven corrective actions.
Location: Singapore
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Lead the release of design rules and PDK deliverables; manage DRC waivers, mask definitions, and mask reviews for both R&D and production designs.
  • •Own program execution and milestones from kickoff through end-of-life, including defining and tracking sub-milestones within PDK/DBR/TO schedules.
  • •Partner across Array & CMOS Process Integration, Devices, Layout & Design, Modeling, Scribe & Frame, unit process areas (PHOTO/OPC/CMP), and Quality & Reliability to guide new 3D NAND generations.
  • •Ensure high quality and documentation for Design Rule Checks (DRCs) and drive timely disposition of deviations and exceptions.
  • •Collaborate with Yield Enhancement, Product Engineering, Defect Analysis, and Quality Assurance to identify layout- or database-related process issues and prioritize corrective actions; design and evaluate test structures to generate data for next-generation devices and assess process margin.

Key Requirements

  • •PhD in Electrical Engineering, Microelectronics, Physics, or Semiconductor Materials Science with 5+ years of relevant experience, or Master’s degree with 8+ years, or bachelor’s degree with 13+ years in the semiconductor industry.
  • •Hands-on exposure to PDK, design rule, and layout (including minor layout work) and a MUST-have proficiency with CAD tools such as Cadence Virtuoso, K2View, and Mentor Graphics DRC/RVE (or equivalent).
  • •Strong semiconductor device physics and VLSI silicon processing and integration flow knowledge (MUST).
  • •Demonstrated ability to resolve complex issues and communicate clearly under pressure.
  • •Understanding of 3D NAND process flow and major NAND components (e.g., bit-line sensing, word-line driver, data path, and analog circuits).
Experience:5+ yearsSemiconductor industry3D NANDNAND R&D
Education:PhD / Doctorate in Electrical Engineering, Microelectronics, Physics, or Semiconductor Materials Science
Skills:Problem-solvingCommunicationStakeholder managementProgram executionContinuous improvement
Tech Stack:Cadence VirtuosoK2ViewMentor GraphicsDRCRVEPDKDesign ruleLayoutCAD toolsCadence DRC/RVE

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn