STAGE - Ingénieur - Optimisation d’implémentations FPGA pour algorithmes GNSS - F/H

Thales
France
Workplace: OnsiteInternshipFunction: Hardware, Embedded & Systems EngineeringEducation: bachelorsSkills: ["Communication","Teamwork","Autonomy","Perseverance"]

Optimize FPGA implementations for GNSS signal-processing algorithms by analyzing existing architectures and the HDL generated from Simulink/VHDL workflows. Work on reducing FPGA resource usage (LUTs, registers, BRAM, DSP) while maintaining algorithm performance and lowering power consumption. Explore improvements across fixed-point representation, pipeline and parallelism, implement and validate changes, then document results and recommendations for future developments.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Thales
Thales
10 hours ago

STAGE - Ingénieur - Optimisation d’implémentations FPGA pour algorithmes GNSS - F/H

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 10 hours agoStatus: Live

Job Summary

Optimize FPGA implementations for GNSS signal-processing algorithms by analyzing existing architectures and the HDL generated from Simulink/VHDL workflows. Work on reducing FPGA resource usage (LUTs, registers, BRAM, DSP) while maintaining algorithm performance and lowering power consumption. Explore improvements across fixed-point representation, pipeline and parallelism, implement and validate changes, then document results and recommendations for future developments.
Location: France
Workplace: Onsite
Employment Type: Internship
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Intern level

Key Responsibilities

  • •Take ownership of the existing environment and study FPGA architecture constraints, including an optimization methods state of the art.
  • •Analyze resource consumption in the models and in the generated HDL.
  • •Propose and test improvement directions considering performance vs. hardware cost (fixed-point representation, pipeline, and parallelism).
  • •Implement the selected optimizations and evaluate their impacts.
  • •Formalize findings and recommendations for future development.

Key Requirements

  • •Prepare for a BAC +5 in electronics and show knowledge of FPGA hardware.
  • •Understand pipeline and parallelism mechanisms used in FPGA implementations.
  • •Have knowledge of digital signal processing and GNSS-related signal processing.
  • •Use/know Matlab and Simulink for algorithm modeling and validation.
  • •Demonstrate communication, teamwork, autonomy, and perseverance.
Education:Bachelor's in électronique
Skills:CommunicationTeamworkAutonomyPerseverance
Tech Stack:FPGAGNSSSimulinkVHDLHDL CoderFixed-pointMatlabLUTRegistersBRAMDSPPipelineParallélisme

Company Brief

Thales
Designs and delivers advanced systems and services for aerospace, defence, security, and digital identity and cybersecurity markets, serving government and commercial customers worldwide.
Industry: Defense Technology
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Paris, France
Founded: 2000
WebsiteLinkedIn