Silicon Design Engineer 2
Shanghai
Workplace: OnsiteFull timeCNY 214,130 - 305,900 annuallyFunction: Design (Product/UX/UI/Visual)Skills: ["Team player","Communication skills","Analytical skills","Problem-solving","Willingness to learn"]Drive formal verification for silicon design blocks by writing formal properties and assertions, and ensuring verification quality through metrics like pass rates and coverage. Partner with RTL engineers on logic changes for clock gating and implement verification components using SystemVerilog and UVM with formal verification. Contribute tests, sequences, and testbench code, and work with formal/verification tool flows to close convergence.
Loading
Loading job details...
Preparing the role view and application actions.

