Lead Software Engineer

Cadence Design Systems
Noida
Workplace: OnsiteFull timeFunction: Software EngineeringExperience: 3-5 yearsSkills: ["Communication","Analytical thinking","Adaptability","Resilience","Collaboration"]

Design, develop, verify, and deploy Verification IP (VIP) using functional verification methods. Build and maintain test environments with SV/UVM, leveraging strong debug skills to validate layered protocols such as UCIe, PCIe, CXL, and Ethernet. Work independently while adapting to new technologies and protocols, collaborating across teams and with customers to deliver reliable verification outcomes.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
5 days ago

Lead Software Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 4 hours agoStatus: Live

Job Summary

Design, develop, verify, and deploy Verification IP (VIP) using functional verification methods. Build and maintain test environments with SV/UVM, leveraging strong debug skills to validate layered protocols such as UCIe, PCIe, CXL, and Ethernet. Work independently while adapting to new technologies and protocols, collaborating across teams and with customers to deliver reliable verification outcomes.
Location: Noida
Workplace: Onsite
Employment Type: Full time
Job Function: Software Engineering
Seniority: Sr. Manager level

Key Responsibilities

  • •Design, develop, verify, and deploy the Verification IP (VIP).
  • •Create and maintain functional verification test environments using SV/UVM.
  • •Apply strong debug skills to identify and resolve verification issues.
  • •Adapt quickly to new technologies and protocols independently.
  • •Collaborate cross-functionally and work closely with customers.

Key Requirements

  • •3 to 5 years of domain experience in functional verification.
  • •Proficiency in functional verification, including SV/UVM test environment creation with strong debug skills.
  • •Hands-on knowledge of C/C++ and scripting.
  • •Working experience with layered protocols including UCIe, PCIe, CXL, and Ethernet.
  • •BE/BTech/ME/MS/MTech in Electrical/Electronics.
Experience:3-5 years
Education:
Skills:CommunicationAnalytical thinkingAdaptabilityResilienceCollaboration
Tech Stack:SystemVerilogSVUVMCC++ScriptingUCIePCIeCXLEthernet

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor