Senior Cell Modeling and Verification Engineer

Senior Cell Modeling and Verification Engineer to develop behavioral models and verification for custom mixed-signal design cells used across NVIDIA products, using Verilog/SystemVerilog, Python or Perl. Works with cross-functional teams to ensure RTL, ASIC verification, and design targets are met, contributing to power-efficient, high-performance SoCs and GPUs.