SoC Logic Design Engineer at Intel (Austin, Santa Clara)