Lead Software Engineer

Cadence Design Systems
Noida
Workplace: OnsiteFull timeFunction: Software EngineeringExperience: 4-6 yearsEducation: bachelorsSkills: ["Communication","Collaboration","Adaptability","Analytical thinking","Problem-solving"]

Lead the design, development, verification, and deployment of Verification IP (VIP) for advanced electronics protocols. Apply functional verification expertise using SV/UVM to build test environments with strong debugging. Work across layered protocol domains such as UCIe, PCIe, CXL, Ethernet, and Ualink, while collaborating closely with customers and internal teams to adopt new technologies quickly.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
1 day ago

Lead Software Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 4 hours agoStatus: Live

Job Summary

Lead the design, development, verification, and deployment of Verification IP (VIP) for advanced electronics protocols. Apply functional verification expertise using SV/UVM to build test environments with strong debugging. Work across layered protocol domains such as UCIe, PCIe, CXL, Ethernet, and Ualink, while collaborating closely with customers and internal teams to adopt new technologies quickly.
Location: Noida
Workplace: Onsite
Employment Type: Full time
Job Function: Software Engineering
Seniority: Sr. Manager level

Key Responsibilities

  • •Design, develop, verify, and deploy the VIP.
  • •Create and maintain functional verification test environments using SV/UVM.
  • •Debug verification issues and drive root-cause analysis.
  • •Work across layered protocol areas including UCIe, PCIe, CXL, Ethernet, and Ualink.
  • •Collaborate cross-functionally and with customers, adapting to new technologies and protocols as needed.

Key Requirements

  • •4 to 6 years of domain experience
  • •Proficiency in functional verification and creating test environments using SV/UVM with strong debug skills
  • •Hands-on knowledge of C/C++ and scripting
  • •Working experience with layered protocols including UCIe, PCIe, CXL, Ethernet, and Ualink
  • •BE/BTech/ME/MS/MTech in Electrical/Electronics
Experience:4-6 yearsFunctional verificationVerification IP (VIP)SV/UVMElectronic designProtocolsDigital electronics
Education:Bachelor's in Electrical/Electronics
Skills:CommunicationCollaborationAdaptabilityAnalytical thinkingProblem-solving
Tech Stack:SVUVMCC++ScriptingUCIePCIeCXLEthernetUalink

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor