New College Grad - Design Engineer, NVEG

Micron Technology
San Jose
Workplace: OnsiteFull timeUSD 83,000 - 198,000 annuallyFunction: Design (Product/UX/UI/Visual)0Education: bachelorsSkills: ["Communication","Collaboration","Project execution","Analysis","Documentation"]

Contribute to the design and optimization of datapath circuits for NAND flash memory as part of Micron’s Non-Volatile Engineering Group (NVEG). You’ll manage key IO/datapath blocks, model parasitics, and assess architectural changes driven by new design specifications. Partner with integration teams and project partners on layout, validation, and performance verification, and support silicon experiments to improve yield through debugging and fixes.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
3 weeks ago

New College Grad - Design Engineer, NVEG

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 6 hours agoStatus: Live

Job Summary

Contribute to the design and optimization of datapath circuits for NAND flash memory as part of Micron’s Non-Volatile Engineering Group (NVEG). You’ll manage key IO/datapath blocks, model parasitics, and assess architectural changes driven by new design specifications. Partner with integration teams and project partners on layout, validation, and performance verification, and support silicon experiments to improve yield through debugging and fixes.
Location: San Jose
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Entry level

Key Responsibilities

  • •Manage major IO/datapath blocks (e.g., input receiver, serializer/deserializer, clock distribution, equalizer, ZQ calibration, ONFI training features, wave pipeline) to meet specifications and verify functionality/performance.
  • •Model parasitics and review layout regularly to identify opportunities to improve area and power.
  • •Collaborate with project integration and functional teams to align on major block interface specifications.
  • •Work with PE to drive silicon experiments and propose/implement fixes to improve yield and support silicon debugging.
  • •Document and review final results with senior engineers and project partners, leveraging AI and automation to accelerate workflows and research.

Pay and Benefits

Salary: USD 83,000 - 198,000 annually
Perks:Health InsuranceDentalVisionPaid LeavePaid HolidaysParental Leave

Key Requirements

  • •Completed BS or MS in Electrical Engineering with 0-2 years of full-time professional experience in semiconductor manufacturing.
  • •Understanding of physical design flows, high-speed IO circuit performance, and power/area optimization, including chip architecture/floorplan.
  • •Ability to actively participate in complex design projects and communicate progress and outcomes effectively.
  • •Preferred: PhD in Electrical Engineering and/or a focus on microelectronics.
  • •Coursework in or understanding of CMOS BSIM models, CMOS targets for high-speed IO operation, and CMOS device reliability.
Experience:0Semiconductor manufacturingNon-volatile memory
Education:Bachelor's in Electrical Engineering
Skills:CommunicationCollaborationProject executionAnalysisDocumentation
Tech Stack:NAND flashNVEGDatapath circuitsIO/datapath blocksHigh-speed IOPower optimizationArea optimizationChip architectureFloorplanParasitic modelingCMOSBSIMONFI trainingZQ calibrationWave pipelineAI automation

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn