NVIDIA

1 month ago

ASIC Clocks Design Engineer - New College Grad 2026

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 38 minutes agoStatus: Live

Job Summary

ASIC Clocks Design Engineer to design clock domains for GPU/CPU, collaborating across front-end, floorplanning, and back-end teams; optimize PPA, develop clocking topologies in RTL, and support end-to-end ASIC flow from micro-architecture to silicon bring-up.

Location: Santa Clara, Austin

Workplace: Onsite

Employment Type: Full time

Job Function: Design (Product/UX/UI/Visual)

Seniority: Entry level

Key Responsibilities

•Architect the clock domain to satisfy functional, physical and testing design requirements.
•Engage with multiple teams to design GPU/CPU clocks meeting architectural/design/physical constraints.
•Improve Power, Performance and Area (PPA) by evaluating trade-offs across DFx, Physical Implementation, Power Optimization and timing closure; implement new clocking topologies in RTL.
•Collaborate with Physical design and timing teams to evaluate clocking concerns and develop high-speed solutions.
•Deliver clock RTL information to GPU/CPU and SOC verification, timing and DFT teams; participate in end-to-end ASIC execution from micro-arch to silicon bring-up.

Pay and Benefits

Salary: USD 100,000 - 189,750 annually

Equity and Bonus:Equity

Perks:Equity

Key Requirements

•Bachelor's degree in Electrical Engineering (or equivalent experience).
•Experience in RTL design (Verilog), verification and logic synthesis.
•Strong coding skills in Python or other industry-standard scripting languages.
•Understanding of logic optimization techniques and PPA trade-offs.
•Shown ability to collaborate with multiple teams.

Experience:SemiconductorsHardwareGPUAI computing

Education:Bachelor's

Skills:CollaborationCommunicationProblem-solvingTeamwork

Tech Stack:VerilogPythonRTLDFxDFTTiming

Company Brief

NVIDIA

Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Santa Clara, United States

Founded: 1993

Glassdoor: 4.3

Website LinkedIn Glassdoor

Loading job details...

Preparing the role view and application actions.

NVIDIA

1 month ago

ASIC Clocks Design Engineer - New College Grad 2026

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 38 minutes agoStatus: Live

Job Summary

Location: Santa Clara, Austin

Workplace: Onsite

Employment Type: Full time

Job Function: Design (Product/UX/UI/Visual)

Seniority: Entry level

Key Responsibilities

•Architect the clock domain to satisfy functional, physical and testing design requirements.
•Engage with multiple teams to design GPU/CPU clocks meeting architectural/design/physical constraints.
•Improve Power, Performance and Area (PPA) by evaluating trade-offs across DFx, Physical Implementation, Power Optimization and timing closure; implement new clocking topologies in RTL.
•Collaborate with Physical design and timing teams to evaluate clocking concerns and develop high-speed solutions.
•Deliver clock RTL information to GPU/CPU and SOC verification, timing and DFT teams; participate in end-to-end ASIC execution from micro-arch to silicon bring-up.

Pay and Benefits

Salary: USD 100,000 - 189,750 annually

Equity and Bonus:Equity

Perks:Equity

Key Requirements

•Bachelor's degree in Electrical Engineering (or equivalent experience).
•Experience in RTL design (Verilog), verification and logic synthesis.
•Strong coding skills in Python or other industry-standard scripting languages.
•Understanding of logic optimization techniques and PPA trade-offs.
•Shown ability to collaborate with multiple teams.

Experience:SemiconductorsHardwareGPUAI computing

Education:Bachelor's

Skills:CollaborationCommunicationProblem-solvingTeamwork

Tech Stack:VerilogPythonRTLDFxDFTTiming

Company Brief

NVIDIA

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Santa Clara, United States

Founded: 1993

Glassdoor: 4.3

Website LinkedIn Glassdoor