ASIC / FPGA Digital Design Engineer – (Associate or Experienced)

Boeing
United States
Workplace: OnsiteFull timeUSD 98,600 - 133,400 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 2+ yearsEducation: bachelorsSkills: ["Technical communication","Ownership","Collaboration"]

Design and develop ASIC/FPGA (and mixed ASIC/FPGA) digital subsystems for advanced aerospace and defense programs. Responsibilities span requirements and interface definition, HDL/RTL development, simulation, debug, and synthesis/implementation tasks including constraints and timing closure. Collaborate with verification and integration teams while applying timing concepts and CDC fundamentals, and communicate risks, dependencies, and tradeoffs in an onsite engineering environment.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Boeing
Boeing
2 days ago

ASIC / FPGA Digital Design Engineer – (Associate or Experienced)

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 11 hours agoStatus: Live

Job Summary

Design and develop ASIC/FPGA (and mixed ASIC/FPGA) digital subsystems for advanced aerospace and defense programs. Responsibilities span requirements and interface definition, HDL/RTL development, simulation, debug, and synthesis/implementation tasks including constraints and timing closure. Collaborate with verification and integration teams while applying timing concepts and CDC fundamentals, and communicate risks, dependencies, and tradeoffs in an onsite engineering environment.
Location: United States
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Support ASIC, FPGA, or mixed ASIC/FPGA developments based on assignment and role level.
  • •Contribute to requirements development, refinement, interface definition, conceptual architecture, and traceability activities.
  • •Develop HDL/RTL and perform compile, simulate, debug, and troubleshoot activities for digital designs.
  • •Support synthesis and implementation work including constraints development, timing closure, and tool execution.
  • •Collaborate with verification teams for simulation/debug/coverage/integration and participate in system-level troubleshooting.

Pay and Benefits

Salary: USD 98,600 - 133,400 annually
Perks:Health InsuranceRetirement SavingsLife InsuranceDisability Insurance

Key Requirements

  • •Ability to obtain a U.S. Secret Security Clearance, for which U.S. Citizenship is required.
  • •Bachelor of Science in Engineering (Electrical/Mechanical/Aeronautical) or Computer Science/Data Science/Mathematics/Physics/Chemistry (or non-US equivalent related qualifications).
  • •Experience with FPGA, ASIC, or SoC digital design (2+ years for Associate Level 2, or 5+ years for Experienced Level 3).
  • •Experience with HDL development, simulation, debug, and synthesis.
  • •Strong digital design fundamentals and troubleshooting experience for digital systems/RTL and HDL/architecture.
Experience:2+ years
Education:Bachelor's
Skills:Technical communicationOwnershipCollaboration
Tech Stack:ASICFPGAHDLRTLSoCSimulationSynthesisFPGA implementationConstraints developmentTiming analysisTiming closureStatic timing analysisCDCVerification

Eligibility

Work Authorization:Authorization required. Sponsorship not provided.
Security Clearance:Secret

Company Brief

Boeing
Designs, manufactures, and services commercial airplanes, defense systems, space vehicles, and related products and services globally. Boeing serves airlines, governments, and commercial customers with aerospace and defense technologies and integrated support solutions.
Industry: Aerospace Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Arlington, United States
Founded: 1916
Glassdoor
Glassdoor: 3.7
WebsiteLinkedInGlassdoor