EDA Tools Hardware Engineer

Intel
United States
Workplace: HybridFull timeUSD 141,910 - 269,100 annuallyFunction: Hardware, Embedded & Systems EngineeringExperience: 6+ yearsSkills: ["Collaboration","Problem-solving"]

Develop and maintain full-chip physical implementation flows, including floorplanning, hierarchical block integration, and chip-level placement and routing coordination. Lead power grid planning and clock tree synthesis (CTS) strategy integration, enabling scalable SoC assembly flows for multi-block and multi-power-domain designs. Define hierarchical design reuse and integration methodology while collaborating with EDA vendors to advance next-generation hardware design tools and flows.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Intel
Intel
3 months ago

EDA Tools Hardware Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 17 hours agoStatus: Live
Reposted: similar role first listed 1 month ago

Job Summary

Develop and maintain full-chip physical implementation flows, including floorplanning, hierarchical block integration, and chip-level placement and routing coordination. Lead power grid planning and clock tree synthesis (CTS) strategy integration, enabling scalable SoC assembly flows for multi-block and multi-power-domain designs. Define hierarchical design reuse and integration methodology while collaborating with EDA vendors to advance next-generation hardware design tools and flows.
Location: United States
Workplace: Hybrid
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Develop and maintain full-chip physical implementation flows.
  • •Create floorplanning and partitioning strategies for complex designs.
  • •Coordinate hierarchical block integration and chip-level placement and routing.
  • •Perform power grid planning and analysis, including CTS strategy integration.
  • •Enable scalable SoC assembly flows and define hierarchical design reuse methodology.

Pay and Benefits

Salary: USD 141,910 - 269,100 annually
Equity and Bonus:Equity
Perks:Health InsuranceRetirementPaid Leave

Key Requirements

  • •Bachelor’s degree in Computer Engineering, Electrical Engineering, Computer Science, or related field with 6+ years of experience; or Master’s with 4+ years; or PhD with 2+ years.
  • •Physical design fundamentals including placement and routing.
  • •Clock tree synthesis (CTS).
  • •Full-chip integration methodologies using Innovus.
  • •Experience with static timing analysis and power grid/IR drop concepts is preferred.
Experience:6+ yearsSemiconductorsEDASoC design
Skills:CollaborationProblem-solving
Tech Stack:InnovusLinuxStatic timing analysis (STA)Clock tree synthesis (CTS)Power grid designIR drop

Company Brief

Intel
Designs and manufactures semiconductor chips, processors, and related hardware for PCs, data centers, networking, and embedded applications, while providing software and services to accelerate computing across industries globally.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1968
Glassdoor
Glassdoor: 3.8
WebsiteLinkedInGlassdoor