SoC/IP Design Verification Engineer

Hands-on SoC/IP Design Verification Engineer responsible for verification planning, UVM testbench development, test content creation, coverage closure, and debugging across IPs, subsystems, and SoC levels. Collaborates with RTL design, architecture, DV, firmware, and validation teams to deliver high-quality silicon on schedule, leveraging UVM, assertions, and VIPs.