Staff Silicon Design Engineer (DFT)

AMD
Singapore
Workplace: OnsiteFull timeSGD 90,300 - 129,000 annuallyFunction: Software EngineeringEducation: mastersSkills: ["Leadership","Communication","Cross-functional collaboration","Problem-solving"]

Lead a strong engineering team on DFT development (Scan, MBIST, iJTAG) for AMD products, coordinating with design, test, yield and product teams to ensure robust DFT structures from RTL to production. Oversee pre- and post-silicon test strategies, expand knowledge into embedded firmware and silicon debug, and drive timely delivery of test patterns across ASIC/FPGA platforms.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
2 months ago

Staff Silicon Design Engineer (DFT)

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 1 hour agoStatus: Live

Job Summary

Lead a strong engineering team on DFT development (Scan, MBIST, iJTAG) for AMD products, coordinating with design, test, yield and product teams to ensure robust DFT structures from RTL to production. Oversee pre- and post-silicon test strategies, expand knowledge into embedded firmware and silicon debug, and drive timely delivery of test patterns across ASIC/FPGA platforms.
Location: Singapore
Workplace: Onsite
Employment Type: Full time
Job Function: Software Engineering
Seniority: Manager level

Key Responsibilities

  • •Manage DFT engineers resolving technical challenges and meeting product schedule.
  • •The role is in AMD global quality and operation organization driving best manufacturing test solution through pre and post silicon activities.
  • •Work closely with design teams and make sure DFT structures are correctly implemented.
  • •Responsible for developing, implementing and verifying DFT schemes on hard-IPs in AMD ASIC and FPGA products.
  • •Responsible for developing and implementing techniques to test digital logic, using Scan Compression, Stuck-at, Transition and Path-Delay fault models
  • •Responsible for testing other parts of the design, including memory, mixed-signal, I/Os, custom LBISTs & MBISTs, IEEE1149.1 JTAG and IEEE1687 IJTAG
  • •Responsible to develop Firmware driven cost-effective test strategies/methodologies with built-in diagnosis capability to enable efficient debugging and fault isolation on bench/ATE
  • •Collaborate closely with the New Product Introduction and Test/Product teams to ensure timely delivery of robust test patterns, and manage debugging of pattern issues on bench/ATE to root cause the problem
  • •Assist in Diagnosis and Yield enhancement through product lifecycle
  • •Develop an adaptive and cohesive team to take up any challenging tasks entrusted by management

Pay and Benefits

Salary: SGD 90,300 - 129,000 annually

Key Requirements

  • •MS or Ph.D. in Electrical/Electronic/Computer Engineering
  • •Strong DFT experience with ATPG, MBIST, and IJTAG
  • •Proficiency in Verilog and RTL design, synthesis, and STA
  • •Experience leading a cross-functional engineering team
  • •Ability to develop and verify DFT schemes for ASIC/FPGA and post-silicon debugging
Experience:SemiconductorsHardwareASIC/SoC
Education:Master's
Skills:LeadershipCommunicationCross-functional collaborationProblem-solving
Languages:English
Tech Stack:VerilogRTLATPGMBISTJTAGIJTAGFPGAASIC

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn