NAND BM IP RTL Design Engineer

Hardware RTL design engineer focused on Samsung memory (Flash/DRAM), responsible for concept studies, high-quality RTL implementations in Verilog/SystemVerilog, and memory design optimization. You will write design specs, work on emulation-compatible RTL, verify via unit test benches, and contribute to FPGA prototype development in a collaborative Bangalore-based memory team.