ASIC Link Modeling Technical Leader

Cisco
United States
Workplace: OnsiteFull timeUSD 189,300 - 271,500 annuallyFunction: Hardware, Embedded & Systems EngineeringSkills: ["Analytical problem-solving","Debugging","Communication","Teamwork"]

Develop system-level behavioral models and link simulations for silicon photonics systems supporting next-generation 100G/200G/400G per-lambda solutions. Lead link-budget and statistical analysis for jitter, noise, crosstalk, and BER across TX/RX paths, and optimize transceiver architectures using behavioral modeling. Debug and correlate pre-silicon models with post-silicon lab measurements, while collaborating on IBIS-AMI model development and release documentation.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cisco
Cisco
5 months ago

ASIC Link Modeling Technical Leader

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 8 hours agoStatus: Live

Job Summary

Develop system-level behavioral models and link simulations for silicon photonics systems supporting next-generation 100G/200G/400G per-lambda solutions. Lead link-budget and statistical analysis for jitter, noise, crosstalk, and BER across TX/RX paths, and optimize transceiver architectures using behavioral modeling. Debug and correlate pre-silicon models with post-silicon lab measurements, while collaborating on IBIS-AMI model development and release documentation.
Location: United States
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering

Key Responsibilities

  • •Develop system-level behavioral models and comprehensive link simulations for silicon photonics systems to enable performance analysis across high-speed SerDes, optical DSP, and die-to-die interfaces.
  • •Lead link budget analysis, channel modeling, and statistical simulations to evaluate jitter, noise, crosstalk, and bit error rate (BER) across transmit and receive paths.
  • •Define and optimize transceiver architectures (TX/RX equalization, clock/data recovery behavior, and DSP algorithms) through behavioral modeling and simulation.
  • •Debug complex link simulations, identify architectural bottlenecks, and correlate pre-silicon models with post-silicon lab measurements to validate design performance.
  • •Collaborate cross-functionally to develop IBIS-AMI models, create modeling documentation, and support product release from concept through production.

Pay and Benefits

Salary: USD 189,300 - 271,500 annually
Equity and Bonus:Equity
Perks:Health InsuranceDentalVision401kPaid ParentalLife InsuranceLong-term DisabilityEquity

Key Requirements

  • •Bachelors +12 years, or Masters +8 years, or PhD +5 years of related ASIC link modeling experience.
  • •Proficiency in Python, C/C++, and MATLAB for behavioral model development and automated analysis.
  • •Strong understanding of high-speed communication theory, transmission line theory, SerDes, Ethernet, D2D PHY protocols, and DSP fundamentals.
  • •Experience with EDA and SI simulation tools (e.g., Keysight ADS, Synopsys HSPICE, Cadence) and link modeling methodologies.
  • •Analytical problem-solving, debugging, and excellent communication and teamwork skills.
Skills:Analytical problem-solvingDebuggingCommunicationTeamwork
Tech Stack:PythonC/C++MATLABKeysight ADSSynopsys HSPICECadenceIBIS-AMILinuxPerlTCL

Company Brief

Cisco
Global technology company that designs, manufactures, and sells networking hardware, telecommunications equipment, and high-technology services and products for enterprises, service providers, and governments worldwide.
Industry: Networking Equipment
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1984
Glassdoor
Glassdoor: 4.0
WebsiteLinkedInGlassdoor