Lead Solutions Engineer

Cadence Design Systems
Bengaluru, Noida, Ahmedabad
Full timeFunction: Solutions Engineering & Sales EngineeringSkills: ["Communication","Organization","Planning","Presentation","Teamwork"]

Lead verification-focused engineer role developing constrained-random verification environments and test plans for SOC verification. You’ll work with SystemVerilog/UVM-based environments, write tests in C/Verilog/Python, and apply AMBA protocol expertise (AXI/AHB/APB) to validate Cadence-scale designs, collaborating across teams in a fast-paced semiconductor setting.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
6 months ago

Lead Solutions Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 20 hours agoStatus: Live

Job Summary

Lead verification-focused engineer role developing constrained-random verification environments and test plans for SOC verification. You’ll work with SystemVerilog/UVM-based environments, write tests in C/Verilog/Python, and apply AMBA protocol expertise (AXI/AHB/APB) to validate Cadence-scale designs, collaborating across teams in a fast-paced semiconductor setting.
Location: Bengaluru, Noida, Ahmedabad
Employment Type: Full time
Job Function: Solutions Engineering & Sales Engineering

Key Responsibilities

  • •Develop verification strategy, test plans, and coverage plans for SOC verification
  • •Create constrained random verification environments and verification components
  • •Write tests/sequences/functional coverage/assertions to meet verification goals
  • •Develop C-based test cases for SOC verification
  • •Collaborate with design and verification teams to ensure alignment with design specifications

Key Requirements

  • •Strong background on functional verification fundamentals, environment planning, test plan generation, environment development
  • •SystemVerilog experience and experience with UVM based functional verification environment development is required
  • •Good knowledge of Verilog/VHDL/C/C++/Perl/Python
  • •Expertise in AMBA protocols (AXI/AHB/APB)
  • •Good knowledge of at least one of the USB/PCIe/Ethernet/DDR/LPDDR or similar protocols
Experience:SemiconductorVerificationSOCSystemVerilogUVM
Skills:CommunicationOrganizationPlanningPresentationTeamwork
Languages:English
Tech Stack:SystemVerilogUVMVerilogVHDLCC++PerlPythonAMBAAXIAHBAPBUSBPCIeEthernetDDRLPDDR

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor