ASIC DFT DV Technical Lead

Cisco
Bengaluru
Workplace: OnsiteFull timeFunction: Hardware, Embedded & Systems EngineeringExperience: 10+ yearsEducation: bachelorsSkills: ["Technical leadership","Debugging","Problem-solving","Mentoring"]

Lead DFT/DV for ASIC verification by partnering with front-end RTL and backend physical design teams to understand chip architecture and deliver high-quality Design-for-Test verification. Own detailed test planning and develop test benches to support ATE screening, in-system test, debug, and diagnostics, ensuring seamless integration across implementation and post-silicon validation. Mentor DFT/DV engineers and drive reusable hardware DFT and test strategies for new silicon device models.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cisco
Cisco
3 weeks ago

ASIC DFT DV Technical Lead

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 3 hours agoStatus: Live

Job Summary

Lead DFT/DV for ASIC verification by partnering with front-end RTL and backend physical design teams to understand chip architecture and deliver high-quality Design-for-Test verification. Own detailed test planning and develop test benches to support ATE screening, in-system test, debug, and diagnostics, ensuring seamless integration across implementation and post-silicon validation. Mentor DFT/DV engineers and drive reusable hardware DFT and test strategies for new silicon device models.
Location: Bengaluru
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Work with front-end RTL and backend physical design teams to understand chip architecture and drive high-quality DFT verification.
  • •Develop thorough test planning and test benches to verify DFT architecture for ATE screening, in-system test, debug, and diagnostics.
  • •Collaborate with design/design-verification and physical design teams to integrate and validate test logic across implementation and post-silicon validation.
  • •Advance hardware DFT and test strategy for new silicon device models (bare die and stacked die), driving reusable test and debug methodologies.
  • •Mentor and guide DFT/DV engineers, providing technical leadership across projects.

Key Requirements

  • •Bachelor’s or master’s degree in electrical or computer engineering with at least 10+ years of experience.
  • •Experience developing detailed test plans and test benches for DFT verification.
  • •Experience in test planning based on complex design specifications.
  • •Experience developing test benches using System Verilog.
  • •Debugging experience using DVE/Verdi, plus scripting skills in Tcl and Python/Perl.
Experience:10+ years
Education:Bachelor's in Electrical or computer engineering
Skills:Technical leadershipDebuggingProblem-solvingMentoring
Tech Stack:System VerilogUVMDVEVerdiTclPythonPerlJTAGMBISTBoundary scanATE screening

Company Brief

Cisco
Global technology company that designs, manufactures, and sells networking hardware, telecommunications equipment, and high-technology services and products for enterprises, service providers, and governments worldwide.
Industry: Networking Equipment
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1984
Glassdoor
Glassdoor: 4.0
WebsiteLinkedInGlassdoor