3rd Party IP Technical Lead

AMD
Markham, Vancouver, Ottawa
Workplace: HybridFull timeCAD 135,800 - 232,800 annuallyFunction: Administration & Executive AssistanceEducation: bachelorsSkills: ["Problem-solving","Analytical","Attention to detail","Teamwork","Communication"]

Own the technical integration and lifecycle support of third-party Memory/Serdes PHY and mixed-signal IP across AMD product programs. Lead IP/PHY architecture through integration, post-silicon validation, and production, partnering with vendors and coordinating with SoC integration and validation teams. Drive system-level tradeoffs and translate industry standards and customer requirements into silicon, package, PCB, and validation specifications, including bring-up and issue resolution.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
12 hours ago

3rd Party IP Technical Lead

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 1 hour agoStatus: Live

Job Summary

Own the technical integration and lifecycle support of third-party Memory/Serdes PHY and mixed-signal IP across AMD product programs. Lead IP/PHY architecture through integration, post-silicon validation, and production, partnering with vendors and coordinating with SoC integration and validation teams. Drive system-level tradeoffs and translate industry standards and customer requirements into silicon, package, PCB, and validation specifications, including bring-up and issue resolution.
Location: Markham, Vancouver, Ottawa
Workplace: Hybrid
Employment Type: Full time
Job Function: Administration & Executive Assistance
Seniority: Mid level

Key Responsibilities

  • •Serve as the AMD technical owner for selected third-party Memory/Serdes PHY and mixed-signal IP across multiple product programs.
  • •Provide technical leadership across the IP/PHY lifecycle from architecture through integration, post-silicon validation, and production.
  • •Collaborate with third-party IP vendors on IP evaluation, design transfer, release collateral, and integration into AMD SoCs.
  • •Partner with SoC integration teams to ensure electrical, logical, and physical quality of IP integration, driving system-level architectural decisions.
  • •Direct first-silicon bring-up, debug, characterization, compliance testing, ATE production test support, and customer issue resolution; analyze results and drive improvements.

Pay and Benefits

Salary: CAD 135,800 - 232,800 annually

Key Requirements

  • •BS or MS in Electrical Engineering (preferred).
  • •Strong experience designing high-speed mixed-signal IP with system-level architecture experience and broad knowledge across the IP hardware development process.
  • •Knowledge of high-speed I/O SerDes or Memory PHY architectures and mixed-signal IP blocks (e.g., CTLE, FFE, DFE, CDR, PLL/DLL, TX driver).
  • •Experience with one or more interface protocols such as HBM, LPDDR, DDR, GDDR, PCIe, Ethernet, USB, DisplayPort, HDMI, or MIPI.
  • •Python and/or Perl (desirable) and familiarity with a UNIX environment; ability to use lab equipment like a BERT, oscilloscope, and logic analyzer (desirable).
Experience:SemiconductorsMixed-signal IPSerDesSoC integration
Education:Bachelor's in Electrical Engineering
Skills:Problem-solvingAnalyticalAttention to detailTeamworkCommunication
Tech Stack:PythonPerlUNIXBERTOscilloscopeLogic analyzerFinFETRTLCTLEFFEDFEVGACDRPLL/DLLTX driverEMCGPIOHBMLPDDRDDR

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn