Senior ASIC Hardware Design Engineer

Design and implement NVIDIA’s next-generation NVLink protocol and GPU subsystem logic for high-performance, low-power GPUs and interconnects. Contribute to micro-architecture, RTL implementation in Verilog/SystemVerilog, and debug with verification teams. Optimize logic for performance and power, deliver synthesis/timing clean designs, and support physical implementation activities like timing closure and power/noise analysis.