Sr. Principal Product Engineer, Silicon Signoff Verification (SSV) / Digital Implementation & Signoff Solutions

Cadence Design Systems
Ontario
Workplace: OnsiteFull timeFunction: Communications, PR & CommunityExperience: 8-12 yearsSkills: ["Customer-facing skills","Cross-functional collaboration","Technical leadership","Root-cause analysis","Influencing product direction"]

Lead advanced silicon signoff methodology development and deployment for timing signoff and ECO solutions. You’ll drive timing, power, signal integrity, and ECO closure across implementation, STA, SPICE, and signoff environments, including MMMC timing closure and signoff correlation. Partner with customers, AE teams, and R&D to resolve complex design-closure challenges, support tapeouts via root-cause analysis, and create collateral to enable adoption of emerging AI-assisted signoff and automation.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
1 day ago

Sr. Principal Product Engineer, Silicon Signoff Verification (SSV) / Digital Implementation & Signoff Solutions

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 4 hours agoStatus: Live

Job Summary

Lead advanced silicon signoff methodology development and deployment for timing signoff and ECO solutions. You’ll drive timing, power, signal integrity, and ECO closure across implementation, STA, SPICE, and signoff environments, including MMMC timing closure and signoff correlation. Partner with customers, AE teams, and R&D to resolve complex design-closure challenges, support tapeouts via root-cause analysis, and create collateral to enable adoption of emerging AI-assisted signoff and automation.
Location: Ontario
Workplace: Onsite
Employment Type: Full time
Job Function: Communications, PR & Community
Seniority: Mid level

Key Responsibilities

  • •Drive development and deployment of advanced signoff methodologies covering timing, power, signal integrity, and ECO closure.
  • •Collaborate with customers, AE teams, and R&D to resolve complex design-closure challenges, including tapeouts and critical milestones.
  • •Lead qualification and certification activities for advanced-node design flows and develop/optimize MMMC timing closure methodologies.
  • •Drive signoff correlation across implementation, STA, SPICE, and signoff environments, including setup/hold closure and multi-view timing closure.
  • •Create deployment collateral and technical presentations; support adoption of emerging AI-assisted signoff and ECO automation.

Key Requirements

  • •8-12+ years of industry experience in semiconductor design, physical implementation, timing signoff, signoff methodology development, or product engineering.
  • •Strong expertise in Static Timing Analysis (STA), MMMC timing analysis, and signoff methodologies with timing convergence.
  • •Experience with signal integrity/crosstalk, glitch analysis and fixing methodologies, and ECO implementation and closure flows.
  • •Hands-on experience developing and deploying production signoff methodologies across multiple technology nodes and large-scale designs.
  • •Proven experience working with semiconductor customers, R&D, and field engineering to resolve complex technical challenges and drive root-cause investigations.
Experience:8-12 yearsSemiconductorASICSoCPhysical implementationTiming signoffSignal integrityAdvanced-node
Skills:Customer-facing skillsCross-functional collaborationTechnical leadershipRoot-cause analysisInfluencing product direction
Tech Stack:Static Timing Analysis (STA)MMMC timing analysisSPICEECOTempus/PrimeTimeInnovusICCFCTempus ECO/TweakerAI-assisted signoffRC extractionParasitic analysis

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor