Senior ASIC Physical Design Engineer

Hardware-focused ASIC engineering role responsible for RTL-to-GDSII implementation, floor planning, timing convergence, and collaboration across RTL/DFT/EDA teams to deliver high-performance networking chips from sub-16nm to 3nm nodes.