Design Verification Engineer

Lead ASIC design verification for next-generation silicon by executing end-to-end block and system-level verification. Define and improve DV methodology and verification flows, and build scalable, object-oriented verification environments. Independently debug complex issues, analyze intricate trade-offs, and collaborate with cross-functional design and verification teams to align on coverage, timelines, and architectural goals, targeting high-quality tape-out on advanced nodes.