Senior Chip Lead Engineer-SoC/ASIC

AMD
San Jose
Workplace: OnsiteFull timeUSD 143,500 - 246,000 annuallyFunction: Hardware, Embedded & Systems EngineeringExperience: 10+ yearsEducation: bachelorsSkills: ["Communication","Collaboration","Problem-solving","Strategic thinking","Growth mindset"]

Lead chip design initiatives across the full SoC/ASIC development lifecycle—from architectural concept through production release. Partner with chip leads and program managers to manage scheduling, resources, and technical risks, while collaborating with customers, foundries, IP vendors, and EDA tool suppliers. Tackle complex design-flow challenges (RTL, verification, physical design, power optimization, silicon bring-up, and manufacturing ramp) and drive continuous improvement in methodologies and engineering practices.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
1 day ago

Senior Chip Lead Engineer-SoC/ASIC

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 7 hours agoStatus: Live

Job Summary

Lead chip design initiatives across the full SoC/ASIC development lifecycle—from architectural concept through production release. Partner with chip leads and program managers to manage scheduling, resources, and technical risks, while collaborating with customers, foundries, IP vendors, and EDA tool suppliers. Tackle complex design-flow challenges (RTL, verification, physical design, power optimization, silicon bring-up, and manufacturing ramp) and drive continuous improvement in methodologies and engineering practices.
Location: San Jose
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Lead chip design initiatives from architectural concept through production release.
  • •Provide technical guidance across all phases of the chip development lifecycle, engaging domain experts as needed.
  • •Drive technical decisions in ambiguous and rapidly evolving environments while understanding system-level tradeoffs.
  • •Partner with chip leads and program managers for scheduling, resource planning, and risk mitigation.
  • •Identify and resolve complex technical challenges across the design flow and drive continuous improvement in engineering practices.

Pay and Benefits

Salary: USD 143,500 - 246,000 annually

Key Requirements

  • •10+ years of semiconductor industry experience and 8+ years of hands-on ASIC and/or FPGA design experience.
  • •Demonstrated experience across chip development phases including architecture/specification, RTL development, verification/validation, physical design, power optimization, and silicon validation/characterization.
  • •Experience with manufacturing test and DFT methodologies, silicon bring-up and debug, and package development through production ramp.
  • •Strong knowledge of SoC/subsystem architecture, RTL design/synthesis, verification methodologies, timing closure, and power optimization techniques.
  • •Proficiency with Verilog, VHDL, and/or SystemVerilog and working knowledge of industry-standard EDA tools, plus strong written and verbal communication skills.
Experience:10+ yearsSemiconductorSoCASICFPGAChip development lifecycle
Education:Bachelor's in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline
Skills:CommunicationCollaborationProblem-solvingStrategic thinkingGrowth mindset
Languages:English
Tech Stack:ASICFPGASoCVerilogVHDLSystemVerilogEDA toolsRTL designRTL synthesisTiming closurePower optimizationDFTSilicon bring-upSilicon validationPhysical designPackage developmentManufacturing test

Eligibility

Work Authorization:Authorization required. Sponsorship not provided.

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn