Lead Product Engineer

Cadence Design Systems
Bengaluru
Workplace: OnsiteFull timeFunction: Administration & Executive AssistanceExperience: 5+ yearsEducation: bachelorsSkills: ["Communication","Organizational skills","Case prioritization","Collaboration","Customer-focused problem solving"]

Lead the development of digital and mixed-signal IP products for high-performance protocols including UCIe, PCIe, USB, DPHY, and Ethernet PHYs. Serve as the primary technical interface between customers and Cadence R&D, supporting integration/customization, pre-silicon integration, post-silicon bring-up, simulations, and timing closure. Triage and resolve complex subsystem issues, contribute to customer documentation, and leverage AI-powered tools to improve productivity and customer deliverables.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
4 days ago

Lead Product Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 1 hour agoStatus: Live
Reposted: similar role first listed 8 months ago

Job Summary

Lead the development of digital and mixed-signal IP products for high-performance protocols including UCIe, PCIe, USB, DPHY, and Ethernet PHYs. Serve as the primary technical interface between customers and Cadence R&D, supporting integration/customization, pre-silicon integration, post-silicon bring-up, simulations, and timing closure. Triage and resolve complex subsystem issues, contribute to customer documentation, and leverage AI-powered tools to improve productivity and customer deliverables.
Location: Bengaluru
Workplace: Onsite
Employment Type: Full time
Job Function: Administration & Executive Assistance
Seniority: Mid level

Key Responsibilities

  • •Support integration and customization of Cadence SERDES IP subsystems.
  • •Analyze and resolve complex subsystem application/implementation issues and provide guidance to customers.
  • •Review PHY and controller SoC integration, including responding to integration questions.
  • •Perform RTL and gate-level simulations to verify functionality and assist with timing closure.
  • •Support pre-sales engagement and post-silicon bring-up/deployment activities; provide prompt customer updates and contribute to documentation/checklists.

Key Requirements

  • •Experience working with UCIe, PCIe, Ethernet, 112G or similar interface IP.
  • •Verilog RTL design and gate-level verification experience.
  • •Synthesis and STA experience; back-end experience is a plus.
  • •Familiarity with industry-standard DFT flows and test methodologies.
  • •Bachelor’s in computer science or electrical engineering with 5+ years of related experience, or a Master’s with 3+ years of related experience.
Experience:5+ yearsElectronic designDigital IPMixed-signalProtocolsPre-siliconPost-silicon
Education:Bachelor's in computer science or electrical engineering
Skills:CommunicationOrganizational skillsCase prioritizationCollaborationCustomer-focused problem solving
Tech Stack:UCIePCIeEthernet112GVerilogRTLGate-level simulationSynthesisSTADFTJiraSFDCSERDESPHYController SOCTPX/TxRx equalizersPLLADCJitter

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor