Sr Principal Product Validation Engineer

Cadence Design Systems
Noida
Workplace: OnsiteFull timeFunction: Communications, PR & CommunitySkills: ["Verilog","VHDL","SystemVerilog","UVM","C++","HDL","HDLs","HVL"]

Senior hardware verification engineer designing and implementing advanced functional verification environments for SoCs, focusing on HDL (Verilog/VHDL), SystemVerilog, UVM, and HVL-based verification. Leverages EDA tools and scripting for automation to debug complex design/verification issues, with exposure to PCIe/USB/DP protocols. Collaborates to drive robust validation flows in a hardware-focused engineering team.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
2 years ago

Sr Principal Product Validation Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 5 hours agoStatus: Live

Job Summary

Senior hardware verification engineer designing and implementing advanced functional verification environments for SoCs, focusing on HDL (Verilog/VHDL), SystemVerilog, UVM, and HVL-based verification. Leverages EDA tools and scripting for automation to debug complex design/verification issues, with exposure to PCIe/USB/DP protocols. Collaborates to drive robust validation flows in a hardware-focused engineering team.
Location: Noida
Workplace: Onsite
Employment Type: Full time
Job Function: Communications, PR & Community

Key Responsibilities

  • •Design and implement complex functional verification environments for SoCs
  • •Debug and troubleshoot design/verification issues using HDL and HVL tools
  • •Automate verification workflows and processes through scripting
  • •Apply SystemVerilog, C++, and UVM for verification tasks
  • •Utilize protocols such as PCIe, USB3/4, and DP to validate hardware interfaces

Key Requirements

  • •Electrical, Electronics or Computer Science Engineer with very good understanding of HDLs (Verilog and/ or VHDL)
Experience:Hardware verificationSoC verification
Skills:VerilogVHDLSystemVerilogUVMC++HDLHDLsHVL
Tech Stack:SystemVerilogC++UVMVerilogVHDLHDLEDA tools

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor