ASIC Design Engineer, High Speed IO

NVIDIA
Bengaluru, Hyderabad
Full timeFunction: Design (Product/UX/UI/Visual)Experience: 2+ yearsSkills: ["Influencing","Debugging","Analytical thinking","Problem solving","Interpersonal skills"]

Own RTL design and micro-architecture for NVIDIA’s High Speed IO IPs used in automotive chips. Drive protocol understanding and architectural trade-offs across performance, power, and area, implement RTL, and lead verification and timing closure. Partner with HW architects, verification teams, and timing/VLSI/physical design groups to ensure correctness, timing, routability, and silicon validation for next-generation UFS, Ethernet, PCIe, and USB interfaces.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
NVIDIA
NVIDIA
17 hours ago

ASIC Design Engineer, High Speed IO

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 17 hours agoStatus: Live

Job Summary

Own RTL design and micro-architecture for NVIDIA’s High Speed IO IPs used in automotive chips. Drive protocol understanding and architectural trade-offs across performance, power, and area, implement RTL, and lead verification and timing closure. Partner with HW architects, verification teams, and timing/VLSI/physical design groups to ensure correctness, timing, routability, and silicon validation for next-generation UFS, Ethernet, PCIe, and USB interfaces.
Location: Bengaluru, Hyderabad
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Own micro-architecture and RTL development of design modules for High Speed IO IPs deployed in automotive chips.
  • •Make architectural trade-offs based on feature, performance, power, and analyze system implications to define micro-architecture.
  • •Implement RTL, drive verification, and close timing to support silicon validation.
  • •Work with HW architects to define critical features and collaborate with verification teams to ensure correctness.
  • •Collaborate with timing, VLSI, and physical design teams to meet timing, interface requirements, and routability.

Key Requirements

  • •BTech/MTech in EE, ECE, or a similar stream.
  • •2+ years of experience crafting complex units and CPU/micro-controller based subsystems.
  • •Strong digital design and verification fundamentals.
  • •Knowledge of HSIO standards, protocols, and architectures of modern SoCs is a plus.
  • •Excellent influencing, debugging, analytical, and problem-solving skills with the ability to collaborate effectively in cross-cultural teams.
Experience:2+ years
Education:
Skills:InfluencingDebuggingAnalytical thinkingProblem solvingInterpersonal skills
Tech Stack:RTLUFSEthernetPCIeUSBHSIOSoCClaudeCursor

Company Brief

NVIDIA
Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1993
Glassdoor
Glassdoor: 4.3
WebsiteLinkedInGlassdoor