IC Design Engineer

Broadcom
India
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Experience: 6+ yearsEducation: mastersSkills: ["Analytical skills","Collaboration"]

Apply and lead physical design methodology and milestone flow to achieve right-first-time silicon. Own block-level and SoC-level layout activities including floorplanning, partitioning, placement, clock tree synthesis, routing, and physical verification. Implement timing and functional ECO, drive P&R/extraction/physical verification work toward STA closure, and build or adapt automation flows. Use and support EDA tools for P&R, PV, STA, and ECO, including Cadence/Synopsys/Mentor, with strong scripting expertise.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Broadcom
Broadcom
1 month ago

IC Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 10 days agoStatus: Live

Job Summary

Apply and lead physical design methodology and milestone flow to achieve right-first-time silicon. Own block-level and SoC-level layout activities including floorplanning, partitioning, placement, clock tree synthesis, routing, and physical verification. Implement timing and functional ECO, drive P&R/extraction/physical verification work toward STA closure, and build or adapt automation flows. Use and support EDA tools for P&R, PV, STA, and ECO, including Cadence/Synopsys/Mentor, with strong scripting expertise.
Location: India
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Lead Broadcom's physical design methodology and milestone flow to achieve right-first-time silicon.
  • •Perform block and level layout work including floorplanning, partitioning, placement, clock tree synthesis, routing, and physical verification.
  • •Drive P&R, extraction, and physical verification work to support STA closure.
  • •Implement timing and functional ECO.
  • •Build automation flows or adapt existing flows for reuse and improved turnaround time.

Key Requirements

  • •6+ years with MSEE/MSCS (or 8+ years with BSEE/BSCS) and a deep understanding of backend digital design flow.
  • •Proficiency in timing and physical constraints and handling EDA flows across floorplan, partition, placement, CTS, and route stages.
  • •Strong experience with SoC physical design tasks including P&R, extraction, and physical verification toward STA closure.
  • •Ability to implement timing and functional ECO and build/adapt automation flows for reuse.
  • •Proficiency with EDA tools and scripting: Cadence/Synopsys/Mentor tools, and Tcl and Perl.
Experience:6+ years
Education:Master's in Electrical Engineering / Computer Science (MSEE/MSCS)
Skills:Analytical skillsCollaboration
Tech Stack:CadenceSynopsysMentor EDAGenusInnovusQuantusTempusDCStar-RCXTPTPrimeRailVoltusRedhawkTclPerlSTAECO

Company Brief

Broadcom
Designs, develops, and supplies a broad range of semiconductor and infrastructure software solutions for the data center, networking, broadband, wireless, storage, and industrial markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Irvine, United States
Founded: 1991
WebsiteLinkedIn