Sr. RTL Design Engineer – DDR/LPDDR Memory Controller at AMD (Austin, Vancouver)