Intern - Characterization and Support

Intern in Cadence's DDR IP group responsible for validating system-level and electrical performance of internal silicon test chips. Debug silicon issues with analog and digital design teams, and deliver high-quality characterization reports. Work cross-functionally to ensure product functionality, reliability, and successful deployment, with opportunities to apply script-based test automation in Python/C.