Samsung

5 months ago

Senior Staff Physical Design Feasibility Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 3 hours agoStatus: Live

Job Summary

Senior Staff Physical Design Feasibility Engineer drives PPA for complex ASIC/interposer designs from floor planning to tape-out, leading cross-team efforts to optimize and validate GPU design modifications to meet timing, power, area, and reliability targets. The role emphasizes hands-on physical design builds, advanced node methodologies, and expert floor planning to ensure feasibility and successful sign-off.

Location: Austin

Workplace: Onsite

Employment Type: Full time

Job Function: Design (Product/UX/UI/Visual)

Seniority: Sr. Manager level

Key Responsibilities

•Drive overall PPA optimization for ASIC/interposer designs from floor planning through tape-out and sign-off, providing technical leadership across teams.
•Optimize and validate GPU design modifications to meet timing, power, area, and reliability targets.
•Test various features and design modifications to ensure feasibility and performance.
•Ensure frequency, power, and area requirements meet or exceed expectations.
•Conduct physical design builds to validate design changes and deepen understanding of SoC/ASIC design flow.

Pay and Benefits

Salary: USD 180,200 - 270,400 annually

Perks:MedicalDentalVision401kTuition AssistanceRelocationWellness StipendLife Insurance

Key Requirements

•10+ years of experience in digital or physical design, with a strong background in advanced node physical design methodologies
•Excellent scripting/programming skills in TCL, Perl, Shell, and/or Python
•Proficiency with industry-standard physical design tools, including Cadence Innovus, Synopsys IC Compiler, Mentor Graphics Calibre, Ansys PowerArtist, Siemens EDA Xpedition for synthesis, P&R, STA, and physical verification
•Strong understanding of static timing analysis (STA), signal integrity (SI), and power integrity (PI)
•Expert in block-level floor planning and PPA optimization

Experience:SemiconductorGPUIP

Education:Bachelor's in Computer Science/Computer Engineering

Skills:CommunicationCollaborationLeadershipProblem-solving

Languages:English

Tech Stack:TCLPerlShellPythonVerilogCadence InnovusSynopsys IC CompilerMentor Graphics CalibreAnsys PowerArtistSiemens EDA XpeditionSynthesisP&RSTAPhysical verification

Company Brief

Samsung

Global conglomerate known for consumer electronics, home appliances, semiconductors, displays, and mobile devices. Designs and manufactures a wide range of products and solutions for consumers, enterprises, and industrial customers worldwide.

Industry: Conglomerates & Holding Companies

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Seoul, South Korea

Founded: 1938

Glassdoor: 3.7

Website LinkedIn

Loading job details...

Preparing the role view and application actions.

Samsung

5 months ago

Senior Staff Physical Design Feasibility Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 3 hours agoStatus: Live

Job Summary

Location: Austin

Workplace: Onsite

Employment Type: Full time

Job Function: Design (Product/UX/UI/Visual)

Seniority: Sr. Manager level

Key Responsibilities

•Drive overall PPA optimization for ASIC/interposer designs from floor planning through tape-out and sign-off, providing technical leadership across teams.
•Optimize and validate GPU design modifications to meet timing, power, area, and reliability targets.
•Test various features and design modifications to ensure feasibility and performance.
•Ensure frequency, power, and area requirements meet or exceed expectations.
•Conduct physical design builds to validate design changes and deepen understanding of SoC/ASIC design flow.

Pay and Benefits

Salary: USD 180,200 - 270,400 annually

Perks:MedicalDentalVision401kTuition AssistanceRelocationWellness StipendLife Insurance

Key Requirements

•10+ years of experience in digital or physical design, with a strong background in advanced node physical design methodologies
•Excellent scripting/programming skills in TCL, Perl, Shell, and/or Python
•Proficiency with industry-standard physical design tools, including Cadence Innovus, Synopsys IC Compiler, Mentor Graphics Calibre, Ansys PowerArtist, Siemens EDA Xpedition for synthesis, P&R, STA, and physical verification
•Strong understanding of static timing analysis (STA), signal integrity (SI), and power integrity (PI)
•Expert in block-level floor planning and PPA optimization

Experience:SemiconductorGPUIP

Education:Bachelor's in Computer Science/Computer Engineering

Skills:CommunicationCollaborationLeadershipProblem-solving

Languages:English

Tech Stack:TCLPerlShellPythonVerilogCadence InnovusSynopsys IC CompilerMentor Graphics CalibreAnsys PowerArtistSiemens EDA XpeditionSynthesisP&RSTAPhysical verification

Company Brief

Samsung

Industry: Conglomerates & Holding Companies

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Seoul, South Korea

Founded: 1938

Glassdoor: 3.7

Website LinkedIn