DFT Verification Engineer

Improve DFT/verification methodology to validate complex chip designs efficiently across IP, cluster, and full-chip levels. Partner with Design, Integration, and TE teams to define verification scope, create strategies, and implement test planning, while collaborating with CAD to optimize simulation flow. Generate test patterns and perform chip bringup, using RTL/gate-level tracing and verification simulation tools to debug and verify custom analog macros.