Silicon Design Engineer

Drive formal verification for silicon blocks by writing formal properties and assertions, and help ensure design convergence with formal verification approaches. Coordinate with RTL engineers to implement logic design improvements like clock gating and verify design aspects. Develop tests, sequences, and testbench components in SystemVerilog and UVM, and track verification quality via pass rates, code coverage, and functional coverage.