Custom SOC IP Verification Engineer

NVIDIA
Santa Clara, Austin
Workplace: OnsiteFull timeUSD 136,000 - 264,500 annuallyFunction: QA, Test & Release EngineeringExperience: 5+ yearsEducation: bachelorsSkills: []

Verify next-generation custom SoC and IP designs with a focus on cache coherency protocols and multi-level memory hierarchies. Build UVM-based verification test plans, develop constrained-random and directed SystemVerilog testbenches, and validate protocol compliance across CPU and GPU subsystems. Partner across architecture, SW/FW, design, modeling, emulation, and post-silicon teams to execute first-time-right verification strategies and drive platform verification methodologies.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
NVIDIA
NVIDIA
1 day ago

Custom SOC IP Verification Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 2 hours agoStatus: Live

Job Summary

Verify next-generation custom SoC and IP designs with a focus on cache coherency protocols and multi-level memory hierarchies. Build UVM-based verification test plans, develop constrained-random and directed SystemVerilog testbenches, and validate protocol compliance across CPU and GPU subsystems. Partner across architecture, SW/FW, design, modeling, emulation, and post-silicon teams to execute first-time-right verification strategies and drive platform verification methodologies.
Location: Santa Clara, Austin
Workplace: Onsite
Employment Type: Full time
Job Function: QA, Test & Release Engineering
Seniority: Mid level

Key Responsibilities

  • •Perform ASIC design verification for SOC processing blocks with a focus on cache coherency protocols and complex memory hierarchies.
  • •Develop and complete test plans for cache coherency verification using UVM-based environments.
  • •Design and implement constrained-random and directed SystemVerilog testbenches for multi-level cache hierarchies and interconnect fabric.
  • •Collaborate with Architecture, SW/FW, Design, Modeling, Emulation, and Post-Silicon Validation teams to ensure comprehensive first-time-right verification.
  • •Drive development of silicon and platform verification strategies and methodologies.

Pay and Benefits

Salary: USD 136,000 - 264,500 annually
Equity and Bonus:Equity

Key Requirements

  • •B.S. or M.S. degree in Computer Engineering, Electrical Engineering, or a related field (or equivalent experience).
  • •5+ years of experience in ASIC verification, especially cache coherency or memory subsystem verification.
  • •Strong knowledge of SystemVerilog and UVM methodology.
  • •Hands-on experience with AMBA protocols, especially AXI, ACE, and CHI.
  • •Proficiency in scripting languages (Python, Perl, TCL) and working knowledge of C/C++ for testbench or model integration.
Experience:5+ yearsASIC verificationSoCCache coherencyMemory subsystem verification
Education:Bachelor's
Tech Stack:System VerilogUVMC++CPythonPerlTCLSVAAXIACECHIATBRISC-VARMPalladiumVeloce

Company Brief

NVIDIA
Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1993
Glassdoor
Glassdoor: 4.3
WebsiteLinkedInGlassdoor