ASIC DFT Emulation Technical Lead

Cisco
San Jose
Workplace: OnsiteFull timeUSD 186,900 - 267,700 annuallyFunction: Hardware, Embedded & Systems EngineeringEducation: bachelorsSkills: ["Cross-functional collaboration","Technical leadership","Troubleshooting","Debugging","Test plan execution"]

Lead DFT emulation for Cisco Silicon One, architecting advanced emulation environments and driving pre-silicon test plan execution. Validate complex scan, MBIST, and JTAG architectures on platforms such as Palladium, Veloce, or Zebu, partnering with RTL, physical design, and ATPG teams to troubleshoot issues. Ensure high-quality post-silicon pattern conversion, contributing technical leadership to silicon bring-up and optimal test coverage across next-generation hardware platforms.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cisco
Cisco
1 month ago

ASIC DFT Emulation Technical Lead

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 6 hours agoStatus: Live

Job Summary

Lead DFT emulation for Cisco Silicon One, architecting advanced emulation environments and driving pre-silicon test plan execution. Validate complex scan, MBIST, and JTAG architectures on platforms such as Palladium, Veloce, or Zebu, partnering with RTL, physical design, and ATPG teams to troubleshoot issues. Ensure high-quality post-silicon pattern conversion, contributing technical leadership to silicon bring-up and optimal test coverage across next-generation hardware platforms.
Location: San Jose
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Architect state-of-the-art DFT emulation environments for Silicon One.
  • •Lead pre-silicon test plan execution and validate scan, MBIST, and JTAG architectures.
  • •Troubleshoot critical issues in partnership with front-end RTL, physical design, and ATPG teams.
  • •Ensure high-quality post-silicon pattern conversion for silicon bring-up.
  • •Provide technical leadership to deliver seamless test coverage across next-generation hardware platforms.

Pay and Benefits

Salary: USD 186,900 - 267,700 annually
Equity and Bonus:Equity
Perks:Health InsuranceDentalVision401kPaid LeaveLife Insurance

Key Requirements

  • •Bachelors + 8 years of related experience, or Masters + 6 years, or PhD + 3 years.
  • •Prior emulation experience on platforms such as Palladium, Veloce, or Zebu, including compilation and debug.
  • •Prior experience with Verilog and System Verilog.
  • •Prior experience with C/C++ and scripting skills with Tcl or Python/Perl.
  • •Experience with defining DFT emulation strategy (preferred).
Education:Bachelor's
Skills:Cross-functional collaborationTechnical leadershipTroubleshootingDebuggingTest plan execution
Tech Stack:ASICDFTEmulationPalladiumVeloceZebuVerilogSystem VerilogC/C++TclPythonPerlJTAGScan architectureMBISTBoundary scanUVMRTLPhysical designATPG

Company Brief

Cisco
Global technology company that designs, manufactures, and sells networking hardware, telecommunications equipment, and high-technology services and products for enterprises, service providers, and governments worldwide.
Industry: Networking Equipment
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1984
Glassdoor
Glassdoor: 4.0
WebsiteLinkedInGlassdoor