Principal Analog Design Engineer — Mixed-Signal PHY (Clocking / High-Speed I/O)

Micron Technology
Texas, Boise
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Experience: 10+ yearsEducation: phdSkills: ["Leadership","Collaboration"]

Develop custom mixed-signal PHY analog circuits for high-speed chip-to-chip and memory interconnect, owning the work from specifications through post-silicon characterization. Lead clocking (PLL/DLL/CDR) and transmitter/receiver circuit development, shape top-level analog architecture decisions, and build transistor-level simulation testbenches with corner/Monte Carlo analysis to improve yield and margin. Partner with layout and lab teams to correlate simulation to measured eye/BER/jitter results.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
3 weeks ago

Principal Analog Design Engineer — Mixed-Signal PHY (Clocking / High-Speed I/O)

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 3 hours agoStatus: Live

Job Summary

Develop custom mixed-signal PHY analog circuits for high-speed chip-to-chip and memory interconnect, owning the work from specifications through post-silicon characterization. Lead clocking (PLL/DLL/CDR) and transmitter/receiver circuit development, shape top-level analog architecture decisions, and build transistor-level simulation testbenches with corner/Monte Carlo analysis to improve yield and margin. Partner with layout and lab teams to correlate simulation to measured eye/BER/jitter results.
Location: Texas, Boise
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Lead development of specialized analog components focused on clocking (PLL, DLL, CDR) and transmitter/receiver circuits.
  • •Contribute to top-level PHY analog architecture decisions, including clocking topology and signal chain partitioning.
  • •Build and maintain transistor-level simulation testbenches and run process corner and Monte Carlo analysis to characterize build margin and yield sensitivity.
  • •Define and document interface specifications between custom analog blocks and the digital control wrapper.
  • •Collaborate with layout teams and support post-silicon characterization in the lab.

Pay and Benefits

Perks:MedicalDentalVisionPaid LeavePaid HolidaysPaid Time-off

Key Requirements

  • •BS, MS, or PhD in Electrical Engineering or related field, or equivalent experience.
  • •10+ years of analog/mixed-signal IC build experience with at least one tape-out in a primary circuit ownership role.
  • •Expertise in clocking circuit design (PLL, DLL, or CDR) and transistor-level implementation in advanced CMOS nodes.
  • •Strong transistor-level simulation skills using HSpice (or equivalent), including corner and Monte Carlo/mismatch analysis for yield-aware development.
  • •Proven understanding of jitter analysis and its impact on high-speed link timing margins.
Experience:10+ yearsAnalog/mixed-signal ICSemiconductorHigh-speed signalingPost-silicon characterization
Education:PhD / Doctorate in Electrical Engineering
Skills:LeadershipCollaboration
Tech Stack:HSpiceHSpice or equivalentTransistor-level simulationMonte CarloAI/ML/LLMsPLLDLLCDRJitter analysis

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn