Silicon Packaging Design Engineer at Intel (Phoenix)