Silicon Packaging Design Engineer

Intel
United States
Workplace: OnsiteFull timeUSD 105,650 - 200,340 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 2+ yearsEducation: bachelorsSkills: ["Innovation","Problem-solving","Continuous improvement","Collaboration","Technical communication"]

Drive end-to-end development of silicon interposer and bridge designs, translating silicon and hardware requirements into high-performance, manufacturable package layouts. Design physical layouts and routing, run substrate fit/routing tradeoff studies, and resolve DRCs to optimize performance and cost. Collaborate across silicon, technology development, and hardware teams on silicon-package-board integration and pinout, using EDA tools like Virtuoso, Innovus, FusionCompiler, ICvalidator, and Calibre while documenting work for traceability.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Intel
Intel
4 months ago

Silicon Packaging Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 7 hours agoStatus: Live
Reposted: similar role first listed 1 month ago

Job Summary

Drive end-to-end development of silicon interposer and bridge designs, translating silicon and hardware requirements into high-performance, manufacturable package layouts. Design physical layouts and routing, run substrate fit/routing tradeoff studies, and resolve DRCs to optimize performance and cost. Collaborate across silicon, technology development, and hardware teams on silicon-package-board integration and pinout, using EDA tools like Virtuoso, Innovus, FusionCompiler, ICvalidator, and Calibre while documenting work for traceability.
Location: United States
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Design and implement physical layout and routing of silicon interposers and embedded bridges.
  • •Perform substrate fit and routing studies to evaluate performance, cost, and manufacturability tradeoffs.
  • •Collaborate with silicon, technology development, and hardware teams to optimize system-level design, including silicon-package-board integration and pinout.
  • •Propose design rule updates and conduct internal/external reviews to ensure design feasibility.
  • •Analyze design data and resolve design rule checks (DRCs) to achieve optimized, manufacturable package designs.

Pay and Benefits

Salary: USD 105,650 - 200,340 annually
Equity and Bonus:Equity
Perks:Health InsuranceRetirementPaid Leave

Key Requirements

  • •Bachelor's degree with 3+ years of experience OR Master's degree with 2+ years of experience in Electrical Engineering, Computer Engineering, or a STEM field.
  • •Proficiency in custom layout and Auto-place-and-route EDA tools including Virtuoso, Innovus, FusionCompiler, ICvalidator, and/or Calibre.
  • •Experience in silicon physical layout design, routing interconnects, and/or review tools.
  • •At least 1 year experience in analog/mixed-signal fundamentals for signal integrity/I/O fundamentals OR power distribution/power integrity OR reliability requirements for interconnects.
  • •Preferred: familiarity with silicon physical design methodologies and workflows and ability to collaborate and communicate technical concepts clearly.
Experience:2+ yearsSemiconductor manufacturingAdvanced packaging
Education:Bachelor's in Electrical Engineering, Computer Engineering, or STEM related field
Skills:InnovationProblem-solvingContinuous improvementCollaborationTechnical communication
Tech Stack:VirtuosoInnovusFusionCompilerICvalidatorCalibreEDAAuto-place-and-routeDRCsProduct lifecycle management

Company Brief

Intel
Designs and manufactures semiconductor chips, processors, and related hardware for PCs, data centers, networking, and embedded applications, while providing software and services to accelerate computing across industries globally.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1968
Glassdoor
Glassdoor: 3.8
WebsiteLinkedInGlassdoor