PV Intern for Low Power Flow

Cadence Design Systems
Shanghai
Workplace: OnsiteInternshipFunction: Energy & Utilities OperationsEducation: mastersSkills: ["Communication","Self-motivated","Problem-solving"]

Support Cadence’s Innovus Low Power Product Validation team by helping develop and validate low power flow capabilities. Create and maintain comprehensive unit/flow test cases and build test suites for new features within Cadence’s low power tools. Work in a Unix/Linux environment and apply strong digital IC design fundamentals, including static timing analysis, to improve quality and confidence in EDA solutions.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
1 day ago

PV Intern for Low Power Flow

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 8 hours agoStatus: Live
Reposted: similar role first listed 7 months ago

Job Summary

Support Cadence’s Innovus Low Power Product Validation team by helping develop and validate low power flow capabilities. Create and maintain comprehensive unit/flow test cases and build test suites for new features within Cadence’s low power tools. Work in a Unix/Linux environment and apply strong digital IC design fundamentals, including static timing analysis, to improve quality and confidence in EDA solutions.
Location: Shanghai
Workplace: Onsite
Employment Type: Internship · 6 months
Job Function: Energy & Utilities Operations
Seniority: Intern level

Key Responsibilities

  • •Support Cadence low power flow development and validation efforts
  • •Develop and maintain comprehensive unit and flow test cases for the Innovus Digital Implementation System
  • •Create test suites for new features in Cadence low power tools and solutions

Key Requirements

  • •Master’s student or outstanding undergraduate in EE/CS or related fields
  • •Solid understanding of digital IC design; knowledge of static timing analysis (STA) is a strong plus
  • •Familiarity with Unix/Linux environment
  • •Scripting experience (TCL, Python, Perl, Shell) preferred
  • •Commitment to a minimum 6-month internship
Education:Master's
Skills:CommunicationSelf-motivatedProblem-solving
Languages:EnglishChinese
Tech Stack:UnixLinuxTCLPythonPerlShellStatic timing analysis (STA)

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor