Digital and Mixed Signal IC Design/DV Engineer

Texas Instruments
Tucson
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Experience: 1+ yearsEducation: mastersSkills: ["Problem-solving","Communication","Teamwork","Time management","Initiative"]

Design and verify cutting-edge shunt and Hall-based mixed-signal current sensing ICs across the full development lifecycle. Own RTL design, synthesis, place-and-route, scan pattern generation, and timing analysis while building robust verification using DMS/AMS stimulus and UVM testbenches. Develop DV strategy, improve automation with scripts/tools, and collaborate with design and system teams to drive bug resolution and first-pass silicon success in a fast-moving environment.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Texas Instruments
Texas Instruments
1 day ago

Digital and Mixed Signal IC Design/DV Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 18 hours agoStatus: Live

Job Summary

Design and verify cutting-edge shunt and Hall-based mixed-signal current sensing ICs across the full development lifecycle. Own RTL design, synthesis, place-and-route, scan pattern generation, and timing analysis while building robust verification using DMS/AMS stimulus and UVM testbenches. Develop DV strategy, improve automation with scripts/tools, and collaborate with design and system teams to drive bug resolution and first-pass silicon success in a fast-moving environment.
Location: Tucson
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Entry level

Key Responsibilities

  • •Contribute to the full IC development lifecycle including RTL design, synthesis, place and route, scan pattern generation, and timing analysis.
  • •Develop and implement verification methodologies for mixed-signal ICs, including testbench creation and automation using DMS/AMS stimulus and checkers.
  • •Create test plans, tests, and simulations at RTL and gate levels using SystemVerilog (UVM environments), plus SystemVerilog and VHDL.
  • •Define DFV architectures with design/system teams and triage/resolve bugs to drive first-pass silicon success.
  • •Drive verification coverage goals and continuously improve the DV strategy, tools, scripts, and automation.

Key Requirements

  • •Master’s Degree in Electrical Engineering.
  • •1+ years of relevant experience (experienced professional).
  • •A thorough understanding of digital logic design.
  • •Familiarity with Verilog, SystemVerilog, VHDL and relevant simulators.
  • •Demonstrated problem-solving ability using a systematic approach.
Experience:1+ years
Education:Master's
Skills:Problem-solvingCommunicationTeamworkTime managementInitiative
Tech Stack:SystemVerilogVerilogUVMVHDLRTLSynthesisPlace and routeScan pattern generationTiming analysisDMSAMSGates+SDFSystemVerilog environments

Company Brief

Texas Instruments
Designs and manufactures semiconductors and analog chips used in industrial, automotive, personal electronics, communications, and enterprise systems. It is one of the world’s largest semiconductor companies, with a broad portfolio of embedded processing and power products.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Dallas, United States
Founded: 1930
WebsiteLinkedIn