Principal Software Engineer

Cadence Design Systems
Noida
Full timeFunction: Software EngineeringSkills: ["Collaboration"]

Develop and maintain high-quality C/C++ code supporting an HDL language compiler and runtime environment. Build the HDL compiler front-end for SystemVerilog (SV) and VHDL LRM support, while improving compiler performance and underlying infrastructure. Work within a cross-geography team, and leverage experience with RTL simulation/synthesis and runtime environment to accelerate delivery.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
4 days ago

Principal Software Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 1 hour agoStatus: Live

Job Summary

Develop and maintain high-quality C/C++ code supporting an HDL language compiler and runtime environment. Build the HDL compiler front-end for SystemVerilog (SV) and VHDL LRM support, while improving compiler performance and underlying infrastructure. Work within a cross-geography team, and leverage experience with RTL simulation/synthesis and runtime environment to accelerate delivery.
Location: Noida
Employment Type: Full time
Job Function: Software Engineering
Seniority: Mid level

Key Responsibilities

  • •Develop and maintain C/C++ code for an HDL language compiler and runtime support.
  • •Build the HDL compiler front-end for SystemVerilog (SV).
  • •Support VHDL LRM capabilities.
  • •Improve compiler performance and infrastructure.
  • •Collaborate with a cross-geography team to deliver maintainable compiler/runtime enhancements.

Key Requirements

  • •Develop and maintain maintainable, high-quality C/C++ code for an HDL compiler and runtime support environment.
  • •Develop HDL compiler front-end capabilities for SystemVerilog (SV).
  • •Provide VHDL LRM support.
  • •Improve compiler performance and supporting infrastructure.
  • •Experience with RTL simulation/synthesis and runtime environment is highly desirable.
Experience:HDLCompiler infrastructure
Skills:Collaboration
Tech Stack:CC++HDLSystemVerilogSVVHDLRTL simulationSynthesisCompiler runtimeCompiler performanceRuntime environment

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor