Design Verification Engineer at Intel (Santa Clara)