Senior DFT Engineer

Lead silicon test innovation by designing and deploying advanced DFT test methodologies across NVIDIA’s next-generation platforms. Partner with VLSI and Product Engineering to implement test access mechanisms, IO/memory BIST, and scan compression. Own end-to-end chip bring-up planning from pre-silicon to production, develop reusable bring-up playbooks, and guide junior engineers to improve quality and efficiency.