Digital Design Engineer, Air Dominance and Strike

Anduril
United States
Workplace: OnsiteFull timeUSD 146,000 - 194,000 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 2+ yearsEducation: bachelorsSkills: ["Communication","Debugging","Collaboration","Technical documentation","Design review participation"]

Design and integrate RTL for FPGA and SoC platforms used in high-performance embedded, avionics, and mission-critical hardware. Own FPGA designs or major functional blocks across the full cycle—requirements and microarchitecture, RTL implementation, simulation, synthesis, timing closure, lab bring-up, and system integration. Collaborate with hardware, embedded software, systems, and verification engineers to deliver mission-ready flight-critical electronics for next-generation autonomous air platforms.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Anduril
Anduril
1 day ago

Digital Design Engineer, Air Dominance and Strike

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 9 minutes agoStatus: Live

Job Summary

Design and integrate RTL for FPGA and SoC platforms used in high-performance embedded, avionics, and mission-critical hardware. Own FPGA designs or major functional blocks across the full cycle—requirements and microarchitecture, RTL implementation, simulation, synthesis, timing closure, lab bring-up, and system integration. Collaborate with hardware, embedded software, systems, and verification engineers to deliver mission-ready flight-critical electronics for next-generation autonomous air platforms.
Location: United States
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Design and implement RTL in VHDL, Verilog, or SystemVerilog for FPGA and SoC-based systems.
  • •Translate system and hardware requirements into microarchitecture, interface definitions, and implementation plans.
  • •Own FPGA designs or major functional blocks across integration, timing closure, and lab debug.
  • •Develop and execute simulation, synthesis, and implementation flows, including timing and resource closure.
  • •Support board bring-up, lab validation, and system integration on target platforms; collaborate with engineers across hardware, embedded software, systems, and verification.

Pay and Benefits

Salary: USD 146,000 - 194,000 annually

Key Requirements

  • •Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • •2+ years of FPGA, ASIC, or closely related digital design experience.
  • •Proficiency in VHDL and/or Verilog/SystemVerilog.
  • •Hands-on experience with simulation, synthesis, implementation, and timing closure on modern FPGA platforms.
  • •Hands-on debug experience in simulation and on hardware, with strong digital design fundamentals (clocking/reset/state machines, CDC awareness, interface design).
Experience:2+ yearsFPGAASICEmbedded systemsAvionicsMission-critical hardware
Education:Bachelor's
Skills:CommunicationDebuggingCollaborationTechnical documentationDesign review participation
Languages:English
Tech Stack:FPGASoCRTLVHDLVerilogSystemVerilogSimulationSynthesisTiming closureLinuxGitTclPythonAMDXilinxIntelAlteraLatticeVitisEthernet

Eligibility

Security Clearance:Secret

Company Brief

Anduril
Designs and builds advanced defense systems combining autonomous aircraft, sensors, and AI-driven software for military and national security applications, focused on modernizing battlefield capabilities and distributed sensing.
Industry: Defense Technology
Company Size: Enterprise (1,001+ employees)
Growth: Scaleup
Valuation: Unicorn (USD 1B+)
Funding: Series E+
Headquarters: Costa Mesa, United States
Founded: 2017
WebsiteLinkedIn