DFT Engineer

AMD
Hyderabad
Workplace: OnsiteFull timeINR 3,338,160 - 4,768,800 annuallyFunction: Hardware, Embedded & Systems EngineeringExperience: 7+ yearsEducation: bachelorsSkills: ["Communication","Problem-solving","Analytical thinking","Teamwork","Debugging","Scripting"]

Drive and improve AMD’s design-for-test (DFT) capabilities for modern processor and AI technologies. Implement and verify DFT features such as SCAN, MBIST, LBIST, and JTAG, create and validate scan insertion and ATPG patterns, and analyze test coverage and cost reduction. Support Spyglass-DFTDRC debug/coverage correlation and contribute to post-silicon bring-up to enhance yield learning using tools like Tessent, mentor, and automation scripting.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
6 days ago

DFT Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 2 hours agoStatus: Live
Reposted: similar role first listed 2 months ago

Job Summary

Drive and improve AMD’s design-for-test (DFT) capabilities for modern processor and AI technologies. Implement and verify DFT features such as SCAN, MBIST, LBIST, and JTAG, create and validate scan insertion and ATPG patterns, and analyze test coverage and cost reduction. Support Spyglass-DFTDRC debug/coverage correlation and contribute to post-silicon bring-up to enhance yield learning using tools like Tessent, mentor, and automation scripting.
Location: Hyderabad
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Implement and verify DFT features including SCAN, MBIST, LBIST, and JTAG.
  • •Support Spyglass-DFTDRC debug and coverage correlation.
  • •Perform scan insertion and ATPG pattern generation.
  • •Verify ATPG patterns with gate-level simulation.
  • •Analyze test coverage and test cost reduction, and support post-silicon bring-up to improve yield learning.

Pay and Benefits

Salary: INR 3,338,160 - 4,768,800 annually

Key Requirements

  • •Bachelors degree with 7+ years or Masters degree with 5+ years in Electronics engineering/Electrical Engineering.
  • •Experience in scan-stitching and knowledge of scan-stitching related concepts.
  • •Hands-on ATPG experience with understanding of the files required to run ATPG.
  • •Exposure to MBIST/BISR implementation and good familiarity with the Tessent flow of MBIST insertion.
  • •Excellent hands-on debug skills and scripting skills; automation scripts like TCL/AWK/SED are a plus.
Experience:7+ yearsElectronicsSemiconductors
Education:Bachelor's in Electronics engineering/Electrical Engineering
Skills:CommunicationProblem-solvingAnalytical thinkingTeamworkDebuggingScripting
Languages:English
Tech Stack:DFTSCANMBISTLBISTJTAGSpyglass-DFTDRCATPGGate-level simulationScan insertionCoverage correlationTessentMentorTCLAWKSED

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn